



SKW Associates, Inc.

3370 Victor Court
 Santa Clara, CA 95054
 Phone: (408) 919-0094
 Fax: (408) 919-0097
 Email: skw@testwafer.com
<http://www.testwafer.com>

SKW 3AS Wafer Specifications

DATE: April 17, 2003



SKW3AS Mask Floor Plan

PARAMETER	NOMINAL	TOLERANCE
Patterning		
Center Die X Location	-10.000 mm	+/- 100 μm
Center Die Y Location	-10.000 mm	+/- 100 μm
Die Size: X	20 mm	+/- 10 μm
Die Size: Y	20 mm	+/- 10 μm
Die Spacing X/Y	120 μm /120 μm	+/- 100 μm

Wafers must be patterned all the way to the edges of the wafer, i.e. no area anywhere on wafer unpatterned. (Under certain stepper operating conditions, 2mm edge exclusion is allowed.)		
<i>Linewidth Variation</i> (measured on 10 μm and 90 μm structures)		
Lot-to-Lot	10 μm , 90 μm	+/- 1 μm
Within-Lot (Wafer-to-Wafer)		+/- 1 μm
Within-Wafer		+/- 1 μm
Within-Die		+/- 1 μm
<i>Raised Area Thickness (Amorphous Silicon Fill)</i>		
Lot-to-Lot	0.3 μm	+/- 8 %
Within-Lot (Wafer-to-Wafer)		+/- 8 %
Within-Wafer		+/- 8 %
Within-Die		+/- 8 %
<i>Raised Area Thickness (Oxide)</i>		
Lot-to-Lot	0.4 μm	+/- 10 %
Within-Lot (Wafer-to-Wafer)		+/- 10 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %
<i>Oxide Trench Depth</i>		
Lot-to-Lot	2000 \AA	+/- 10 %
Within-Lot (Wafer-to-Wafer)		+/- 10 %
Within-Wafer		+/- 5 %
Within-Die		+/- 5 %