


# SKW Associates, Inc.


3370 Victor Court  
 Santa Clara, CA 95054  
 Phone: (408) 919-0094  
 Fax: (408) 919-0097  
 Email: [skw@testwafer.com](mailto:skw@testwafer.com)  
<http://www.testwafer.com>

# SKW 7-2HSH Wafer Specifications

DATE: August 25, 2004



SKW 7-2 Mask Floor Plan



Wafer Cross Sectional View

PARAMETER	NOMINAL	TOLERANCE
<b><i>Patterning</i></b>		
Center Die X Location	-10.000 mm	+/- 100 $\mu\text{m}$
Center Die Y Location	-10.000 mm	+/- 100 $\mu\text{m}$
Die Size: X	20 mm	+/- 10 $\mu\text{m}$
Die Size: Y	20 mm	+/- 10 $\mu\text{m}$
Die Spacing	120 $\mu\text{m}$	+/- 10 $\mu\text{m}$
<b>Wafers must be patterned all the way to the edges of the wafer, i.e. no area anywhere on wafer unpatterned. (Under certain stepper operating conditions, 2mm or more edge exclusion is allowed.)</b>		
<b><i>Linewidth Variation</i></b> (measured on 10 $\mu\text{m}$ and 90 $\mu\text{m}$ structures)		
Lot-to-Lot	10 $\mu\text{m}$ , 90 $\mu\text{m}$	+/- 1 $\mu\text{m}$
Within-Lot (Wafer-to-Wafer)		+/- 1 $\mu\text{m}$
Within-Wafer		+/- 1 $\mu\text{m}$
Within-Die		+/- 1 $\mu\text{m}$
<b><i>Trench depth in Silicon</i></b>		
Lot-to-Lot	0.2 $\mu\text{m}$	+/- 5%
Within-Lot (Wafer-to-Wafer)		+/- 5%
Within-Wafer		+/- 2%
Within-Die		+/- 2%
<b><i>Thickness, PETEOS LAYER 1</i></b>		
Lot-to-Lot	2.0 $\mu\text{m}$	+/- 5%

Within-Lot (Wafer-to-Wafer)		+/- 5%
Within-Wafer		+/- 2%
Within-Die		+/- 2%
<b><i>Thickness, PETEOS LAYER 2</i></b>		
Lot-to-Lot	2.3 $\mu\text{m}$	+/- 5%
Within-Lot (Wafer-to-Wafer)		+/- 5%
Within-Wafer		+/- 2%
Within-Die		+/- 2%
<b><i>Step-Height</i></b>		
Lot-to-Lot	20,000 $\text{\AA}$	+/- 10%
Within-Lot (Wafer-to-Wafer)		+/- 10%
Within-Wafer		+/- 5%
Within-Die		+/- 5%
<b><i>Defect Specification as measured by KLA-Tencor STEALTH or equivalent system</i></b>	<100@0.18 $\mu\text{m}$	